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5ABSTRACT 
On-chip radio frequency (RF) capacitor is one of the key components for RF 
integrated circuit (RFIC) designs such as filters and oscillators. Several researches on 
the design of on-chip planar capacitor have been reported. However there is a need to 
modify the existing synthesizing procedure; model and optimize the on-chip RF 
capacitor. Quality factor is the essential parameter as it is an index for the efficiency of 
a capacitor’s performance. This thesis investigates the design of an interdigital capacitor 
configuration. Geometry design variables include number of fingers, finger length, 
finger width, finger gap, end gap, terminal width, strip thickness, substrate height, metal 
types and dielectric constant. The physical model of an interdigital capacitor was 
determined and its equivalent lumped circuit simulations have been performed. Then 
the optimum capacitance of the capacitor was determined. Several parameter variations 
on the interdigital capacitor were investigated. The effects of parameter variations on 
quality factor and capacitance value were discussed. An optimized interdigital capacitor 
can be obtained through their performance. The design has sufficient capacitance of 
0.09338 pF, quality factor of 240 and operates in the 2 to 5 GHz range.
6ABSTRAK 
Kapasitor frekuensi radio (RF) adalah satu daripada komponen utama 
rekabentuk litar bersepadu RF (RFIC ) seperti penapis dan pengayun. Beberapa kajian 
berkaitan rekabentuk kapasitor sesatah atas cip telah dilaporkan. Walau bagaimanapun, 
terdapat keperluan untuk mengubah prosedur sintesis; permodelan dan pengoptimuman 
kapasitor RF atas cip. Faktor kualiti adalah parameter penting sebagai indeks kecekapan 
pretasi pemuat. Tesis ini mengkaji rekabentuk/konfigurasi kapasitor interdigital. 
Pembolehubah rekabentuk geometri meliputi bilangan jari, panjang jari, lebar jari, sela 
jari, hujung sela, lebar terminal, ketebalan jalur, ketebalan substratum, jenis logam dan 
pemalar dielektrik. Model fizikal kapasitor interdigital telah diperolehi dan simulasi 
litar tergumpal setara telah dilakukan. Kemudian, kapasitan optimum bagi kapasitor ini 
telah diperolehi. Beberapa variasi parameter terhadap kapasitor telah dikaji. Kesan 
variasi ini terhadap faktor kualiti dan kapasitan juga dikaji. Kapasitor interdigital yang 
optimum dihasilkan. Rekabentuk ini mempunyai cukup kapasitan bernilai 0.09338 pF, 
faktor kualiti bernilai 240 dan berkendali dalam julat 2 hingga 5 GHz.
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 The objective of this research is to model and design an optimized RF 
interdigital capacitor for Radio Frequency Integrated Circuit (RFIC) application. 
1.2 Scope 
The scopes of the research are as follows: 
? Determination of the physical model of an interdigital capacitor and its 
equivalent lumped circuit 
? Usage of MathCAD software for mathematical configuration 
? Determine the optimum capacitance of the capacitor 
? Simulation of the physical layout of the capacitor using SONNET simulation 
software
? Analyzing the performance of the designed interdigital capacitor 
? Thesis writing 
The design specification is as follows: 
? Quality factor Q   :  240 to 250 
? Capacitance C     :  0.08 to 0.2 pF 
? Operating frequency f   :  2 to 5 GHz 
46
Figure 1.1 shows as example of the design geometry.
Figure 1.1 An interdigital capacitor geometry
1.3 Problem Statement
In CMOS applications, RFICs are developing a strong presence in the 
commercial world. The advantages of RF CMOS technology are low cost, low power 
consumption, small in size, high integration, high reliability and high volume
production. However, it has been found that the greatest obstacle for achieving high 
quality RF system with CMOS technology comes from the passive components. The 
reliability and the efficiency of CMOS RF system can be improved by realizing on-chip
RF passive component, such as on-chip capacitor. Hence, there is need to design and 
model an optimized on-chip capacitor fabricated on Silicon substrates.
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1.4 Project Background 
 This project investigates the design of an interdigital capacitor. Geometry design 
variables include number of fingers (n), finger length (l), finger width (x), finger gap (s),
end gap (ge), terminal width (wt), strip thickness (t), substrate height (h), metal types 
and dielectric constant. The optimum design of an interdigital capacitor can be 
identified through contour plot of the quality factor (Q-factor). This project involves 
mathematical computation using MathCad and electromagnetic simulation using 
SonnetLite Plus. This optimum design of an interdigital capacitor can be used for RF
applications such as filter and oscillator. Microstrip interdigital capacitors (IDCs) have 
been widely used as a quasi-lumped element in high frequency and high-speed 
integrated circuits (ICs). [8]  
Capacitors have become ubiquitous in analog-integrated circuits particularly 
owing to the switched capacitor technique for realization of analog-to-digital and 
digital-to-analog data converters and discrete time filters.  
1.5 Application of Interdigital Capacitor in RFIC 
Capacitors are one of the most crucial elements in mixed-signal integrated 
circuits. These are used extensively in many RFIC applications such as RF oscillator, 
filter, mixer, data converters, sample and holds and switched capacitor circuits. 
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Figure 1.2 and Figure 1.3 shows a mechanically tunable superconducting 




Figure 1.2 A mechanically tunable superconducting microwave filter based on 
interdigital capacitor: (a) the view showing a frame format of a mechanical tuning 




   interdigital capacitor
(b)
Figure 1.3 3 poles Chebyshev band pass filter of center frequency 6 GHz: (a) an 
equivalent circuit structure, (b) layout of the lumped elements band pass filter  [11].
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1.6 Thesis Organization 
 Chapter 1 presents the introduction of this project report which includes 
objective, scope, project background and application of interdigital capacitor in RFIC. 
Chapter 2 presents the literature review on the characterization of capacitor, types of 
capacitor and on-chip interdigital capacitor. Chapter 3 is mainly focused on the physical 
modeling of an interdigital capacitor. It includes the derivation of the equations of 
capacitance and equation of Q factor. The calculation flow using MathCad software is 
also been discussed in this chapter. Chapter 4 presents the design procedures of using 
the electromagnetic simulator and some design loss issues such as metallization and 
dielectric losses. Chapter 5 is mainly focused on the analysis of results and discussion. 
The results are presented into two parts. The first part is the mathematical computations 
using MathCad software while the second part is the electromagnetic simulation result 
using SonnetLite Plus. The effect on Q factor and capacitance over different designs, 
varying number of fingers, types of metals and finger lengths are presented and 
discussed. Chapter 6 concludes the thesis. Also presented in this chapter are 
recommendations for future work.  
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